

**Dual N-Channel MOSFET** 

#### **General Description**

The WSD4098DN56 is the highest performance trench Dual N-Channel MOSFET with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The WSD4098DN56 meet the RoHS and Green Product requirement, 100%  $E_{AS}$  guaranteed with full function reliability approved.

#### **Features**

- 100% UIS + R<sub>g</sub> Tested.
- Reliable and Rugged
- Lead Free and Green Devices Available (RoHS Compliant)


#### **Product Summery**

BV <sub>DSS</sub>	R <sub>DS(ON)</sub>	I <sub>D</sub>
40V	7.8mΩ	22A

### **Applications**

- Motor Control
- Transmission Control
- High Current, High Speed Switching

#### **DFN5X6-8L Pin Configuration**



#### **Absolute Maximum Ratings** (T<sub>A</sub>=25°C, Unless Otherwise Noted)

Symbol	Parameter		Rating	Units	
V <sub>DS</sub>	Drain-Source Voltage		40	.,	
V <sub>GS</sub>	Gate-Source Voltage		±20	- V	
,	Continuous Drain Current	T <sub>C</sub> =25°C	22 <sup>1</sup>		
l <sub>D</sub>		T <sub>C</sub> =100°C	22 <sup>1</sup>	A	
I <sub>DM</sub> <sup>2</sup>	Pulse Drain Current	T <sub>C</sub> =25°C	88		
P <sub>D</sub>	Maximum Power Dissipation	T <sub>C</sub> =25°C	25	\A/	
		T <sub>C</sub> =100°C	10	W	
E <sub>AS</sub> <sup>4</sup>	Avalanche Energy, Single pulse L=0.1mH		39.2	mJ	
I <sub>AS</sub> <sup>4</sup>	Avalanche Current, Single pulse L=0.1mH		28	А	
T <sub>STG</sub>	Storage Temperature Range		-55 to 150	°C	
TJ	Operating Junction Temperature Range		150		
R <sub>θJA</sub> <sup>3</sup>	Thermal Resistance-Junction to Ambient	t≤10s	45		
		Steady State	90	°C/W	
R <sub>eJC</sub>	Thermal Resistance-Junction to Case		5.0		



**Dual N-Channel MOSFET** 

# **Electrical Characteristics** (T<sub>J</sub>=25°C, Unless Otherwise Noted)

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250μA		40			V
D 5	Statia Drain Source On Besistance	V <sub>GS</sub> =10V , I <sub>D</sub> =20A		6.8	7.8	0	
R <sub>DS(ON)</sub> <sup>5</sup>	Static Drain-Source On-Resistance		T <sub>J</sub> =125°C		8.9		mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS}=V_{DS}$ , $I_D=250\mu A$		1.2	1.8	2.5	V
	Zero Gate Voltage Drain Current	V <sub>DS</sub> =32V , V <sub>GS</sub> =0V				1.0	
I <sub>DSS</sub>			T <sub>J</sub> =85°C			30	μA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V				±100	nA
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =15A			26		S
R <sub>G</sub> <sup>6</sup>	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , <i>f</i> =1.0MHz			1.0	2.0	Ω
Q <sub>g</sub> <sup>6</sup>	Total Gate Charge	- V <sub>DS</sub> =20V , V <sub>GS</sub> =10V , I <sub>D</sub> =20A			22		
Q <sub>gth</sub> <sup>6</sup>	Threshold Gate Charge				2.6		nC
Q <sub>gs</sub> <sup>6</sup>	Gate-Source Charge				4.7		IIC
Q <sub>gd</sub> <sup>6</sup>	Gate-Drain Charge				3.0		
T <sub>d(on)</sub> <sup>6</sup>	Turn-On Delay Time				13.8	25	
T <sub>r</sub> <sup>6</sup>	Rise Time	$V_{DD}$ =20V , $R_L$ =20 $\Omega$ , $I_{DS}$ =1A , $V_{GEN}$ =10V , $R_G$ =6 $\Omega$			8	15	200
T <sub>d(off)</sub> <sup>6</sup>	Turn-Off Delay Time				30	54	ns
T <sub>f</sub> <sup>6</sup>	Fall Time				21	38	
C <sub>iss</sub> <sup>6</sup>	Input Capacitance				1370	1781	
C <sub>oss</sub> <sup>6</sup>	Output Capacitance	V <sub>DS</sub> =20V , V <sub>GS</sub> =0V , <i>f</i> =1.0MHz			317		pF
C <sub>rss</sub> <sup>6</sup>	Reverse Transfer Capacitance				96		

#### **Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
I <sub>S</sub>	Continuous Source Current	T <sub>C</sub> =25°C			11.4	Α
V <sub>SD</sub> <sup>5</sup>	Diode Forward Voltage	V <sub>GS</sub> =0V , I <sub>SD</sub> =1A		0.75	1.1	V
t <sub>rr</sub>	Reverse Recovery Time	1 -204 di /dt-1004/ug		23		ns
Q <sub>rr</sub>	Reverse Recovery Charge	l <sub>SD</sub> =20A , di <sub>SD</sub> /dt=100A/μs		13		nC


#### Note:

- 1. Maximum continuous current is limited by bonding wire.
- 2. Pulse width limited by maximum junction temperature.
- 3. Surface mounted on  $1 \text{in}^2$  pad area, steady state t=999s.
- 4. UIS tested and pulse width limited by maximum junction temperature 150°C (initial temperature  $T_J$ =25°C).
- 5. Pulse test; pulse width≤300µs, duty cycle≤2%.
- 6. Guaranteed by design, not subject to production testing.




# **Typical Characteristics**

# Power Dissipation




T<sub>i</sub> - Junction Temperature (°C)

#### **Drain Current**




T<sub>i</sub> - Junction Temperature (°C)

#### **Safe Operation Area**



V<sub>DS</sub> - Drain - Source Voltage (V)

#### **Thermal Transient Impedance**




**Square Wave Pulse Duration (sec)** 




# **Typical Characteristics (Cont.)**

#### **Safe Operation Area**




V<sub>DS</sub> - Drain - Source Voltage (V)

#### **Thermal Transient Impedance**




**Square Wave Pulse Duration (sec)** 

#### **Output Characteristics**



V<sub>DS</sub> - Drain - Source Voltage (V)

#### **Drain-Source On Resistance**




I<sub>D</sub> - Drain Current (A)




# **Typical Characteristics (Cont.)**

# Gate-Source On Resistance




V<sub>GS</sub> - Gate - Source Voltage (V)

#### **Gate Threshold Voltage**




T<sub>i</sub> - Junction Temperature (°C)

#### **Drain-Source On Resistance**



T<sub>j</sub> - Junction Temperature (°C)

#### Source-Drain Diode Forward




V<sub>SD</sub> - Source - Drain Voltage (V)




# **Typical Characteristics (Cont.)**

# Capacitance




V<sub>DS</sub> - Drain-Source Voltage (V)

### **Gate Charge**



Q<sub>G</sub> - Gate Charge (nC)

#### **Transfer Characteristics**





V<sub>GS</sub> - Gate-Source Voltage (V)



**Dual N-Channel MOSFET** 

# **Packaging information**





CVMDOLC	MILLIMETERS				
SYMBOLS	MIN.	NOM.	MAX.		
Α	0.90	1.05	1.20		
b	0.35	0.40	0.50		
С	0.20	0.25	0.35		
D	4.90	5.05	5.20		
D1/D2	1.51	1.61	1.71		
d	0.50	0.60	0.70		
E	6.00	6.15	6.30		
E1	5.60	5.75	5.90		
E2	3.47	3.57	3.67		
е		1.27 BSC.			
Н	0.48	0.58	0.68		
K	1.17	1.27	1.37		
L	0.64	0.74	0.84		
L1/L2		0.20 REF.			
θ	8°	10°	12°		
М		0.08 REF.			
N	0	-	0.15		
0		0.25 REF.			
Р	1.28 REF.				



#### **Attention**

- 1, Any and all Winsok power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life–support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Winsok power representative nearest you before using any Winsok power products described or contained herein in such applications.
- 2, Winsok power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Winsok power products described or contained herein.
- 3, Specifications of any and all Winsok power products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate, and test devices mounted in the customer's products or equipment.
- 4, Winsok power Semiconductor CO., LTD. strives to supply high–quality high–reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5, In the event that any or all Winsok power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Winsok power Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Winsok power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Winsok power product that you Intend to use.
- 9, this catalog provides information as of Sep.2014. Specifications and information herein are subject to change without notice.