


## Features

- Enhancement mode
- Ultra low on-resistance  $R_{DS(on)}$  @  $V_{GS}=10$  V
- Super junction technology
- Ultra-fast and robust body diode
- 100% Avalanche Tested, 100% Rg Tested

$V_{DS}$	650	V
$R_{DS(on),TYP} @ V_{GS}=10$ V	18	$m\Omega$
$I_D$ (Silicon Limited)	118	A

TO-247




RoHS



Halogen-Free

Part ID	Package Type	Marking	Packing
VSU65R022HS-F	TO-247	65R022F	30pcs/Tube



## Maximum ratings, at $T_A = 25^\circ C$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-source breakdown voltage	650	V
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_S$	Diode continuous forward current (Silicon limited)	$T_c = 25^\circ C$	A
$I_D$	Continuous drain current @ $V_{GS}=10$ V (Silicon limited)	$T_c = 25^\circ C$	A
$I_D$	Continuous drain current @ $V_{GS}=10$ V (Silicon limited)	$T_c = 100^\circ C$	A
$I_{DM}$	Pulse drain current tested ①	$T_c = 25^\circ C$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10$ V	$T_A = 25^\circ C$	A
		$T_A = 70^\circ C$	A
$EAS$	Maximum avalanche energy, single pulsed ②	1125	mJ
$P_D$	Maximum power dissipation ③	$T_c = 25^\circ C$	W
		$T_c = 100^\circ C$	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ C$	W
		$T_A = 70^\circ C$	W
$T_J, T_{STG}$	Operating junction and storage temperature range	-55 to 150	°C

## Thermal characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case ⑤	0.16	0.19	°C/W
$R_{\theta JA}$	Thermal resistance, junction-to-ambient ⑥	32	38	°C/W


## Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
V(BR)DSS	Drain-source breakdown voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	650	--	--	V
IDSS	Zero gate voltage drain current	$V_{DS}=650\text{V}, V_{GS}=0\text{V}$	--	--	5	$\mu\text{A}$
	Zero gate voltage drain current( $T_j=125^\circ\text{C}$ ) <sup>⑦</sup>	$V_{DS}=520\text{V}, V_{GS}=0\text{V}$	--	110	--	$\mu\text{A}$
IGSS	Gate-body leakage current	$V_{GS}=\pm 30\text{V}, V_{DS}=0\text{V}$	--	--	$\pm 100$	nA
VGS(th)	Gate threshold voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	3.5	4	4.5	V
RDS(on)	Drain-Source on-state resistance <sup>⑧</sup>	$V_{GS}=10\text{V}, I_D=60\text{A}$	--	18	22	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$ <sup>⑦</sup>	--	29	--	$\text{m}\Omega$
GFS	Forward transconductance	$V_{DS}=20\text{V}, I_D=40\text{A}$	--	57	--	S
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
Ciss	Input capacitance <sup>⑦</sup>	$V_{DS}=400\text{V}, V_{GS}=0\text{V}, f=100\text{KHz}$	--	11975	--	pF
Coss	Output capacitance <sup>⑦</sup>		--	160	--	pF
Crss	Reverse transfer capacitance <sup>⑦</sup>		--	2	--	pF
Rg	Gate resistance	f=1MHz	--	3.6	--	$\Omega$
Qg	Total gate charge <sup>⑦</sup>	$V_{DS}=400\text{V}, I_D=60\text{A}, V_{GS}=10\text{V}$	--	237	--	nC
Qgs	Gate-source charge <sup>⑦</sup>		--	76	--	nC
Qgd	Gate-drain charge <sup>⑦</sup>		--	85	--	nC
<b>Switching Characteristics <sup>⑦</sup></b>						
Td(on)	Turn-on delay Time	$V_{DD}=400\text{V}, I_D=60\text{A}, R_G=10\Omega, V_{GS}=10\text{V}$	--	118	--	ns
Tr	Turn-on rise Time		--	92	--	ns
Td(off)	Turn-off delay Time		--	334	--	ns
Tf	Turn-off fall Time		--	56	--	ns
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
VSD	Forward on voltage	$I_{SD}=60\text{A}, V_{GS}=0\text{V}$	--	0.95	1.5	V
Trr	Reverse recovery time <sup>⑦</sup>	$V_{DD}=100\text{V}$ $I_{sd}=60\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	215	--	ns
Qrr	Reverse recovery charge <sup>⑦</sup>		--	2.0	--	uC


NOTE:

- ① Single pulse; pulse width  $\leq 100\mu\text{s}$ .
- ② This maximum value is based on starting  $T_j = 25^\circ\text{C}$ ,  $L = 10\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 15\text{A}$ ,  $V_{GS} = 10\text{V}$ ; 100% FT tested at  $L = 10\text{mH}$ ,  $I_{AS} = 12\text{A}$ .
- ③ The power dissipation  $P_d$  is based on  $T_j(\text{max})$ , using junction-to-case thermal resistance  $R_{\theta JC}$ .
- ④ The power dissipation  $P_{dsm}$  is based on  $T_j(\text{max})$ , using junction-to-ambient thermal resistance  $R_{\theta JA}$ .
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ The value of  $R_{\theta JA}$  is measured with the device in a still air environment with  $TA = 25^\circ\text{C}$ .
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width  $\leq 380\mu\text{s}$ ; duty cycles 2%.


## Typical Characteristics




**Fig1.** Typical output characteristics




**Fig2.** Typical  $V_{GS(TH)}$  gate -source voltage Vs.  $T_j$




**Fig3.** Typical transfer characteristics



**Fig4.** Typical normalized on-resistance Vs.  $T_j$




**Fig5.** Typical on resistance Vs gate -source voltage




**Fig6.** Typical on resistance Vs drain current


## Typical Characteristics




**Fig7.** Typical source-drain diode forward voltage




**Fig8.** Maximum safe operating area




**Fig9.** Typical capacitance Vs. drain-source voltage



**Fig10.** Typical gate charge Vs. gate-source voltage




**Fig11.** Power dissipation Vs. case temperature




**Fig12.** Maximum drain current Vs. case temperature

## Typical Characteristics




T<sub>j</sub> - Junction temperature (°C)

**Fig13.** Typical V(BR)DSS Vs T<sub>j</sub>




Starting T<sub>j</sub> junction temperature (°C)


**Fig14.** Maximum avalanche energy vs temperature (°C)



**Fig15 .** Normalized maximum transient thermal impedance




**Fig16.** Unclamped inductive test circuit and waveforms



**Fig17.** Switching time test circuit and waveforms


## Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo  
 2nd line: Part Number (65R022F)  
 3rd line: Date code (XXXYWW)  
 XXX: Wafer Lot Number Code , code changed with Lot Number  
 Y: Year Code , refer to table below  
 WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

### TO-247 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Nom	Max
A	4.80	5.00	5.20
A1	2.21	2.41	2.59
A2	1.85	2.00	2.15
b	1.11	1.21	1.36
b6	1.91	2.01	2.21
b7	2.91	3.01	3.21
c	0.51	0.61	0.75
D	20.70	21.00	21.30
D1	16.25	16.55	16.85
E	15.50	15.80	16.10
E1	13.00	13.30	13.60
E2	4.80	5.00	5.20
E3	2.30	2.50	2.70
e	5.44 BSC		
L	19.62	19.92	20.22
L1	--	--	4.30
ΦP	3.40	3.60	3.80
ΦP1	--	--	7.30
Q	5.60	5.80	6.00
S	6.15 BSC		

#### Notes:

1. Package Reference: JEDEC TO-247, Variation AD.
2. All Dimensions Are In mm.
3. Slot Required, Notch May Be Rounded
4. Dimension D & E Do Not Include Mold Flash. Mold Flash Shall Not Exceed 0.127mm Pre Side.
5. Thermal Pad Contour Optional Within Dimension D1 & E1.