

Features



- Enhancement mode
- Ultra low on-resistance $R_{DS(on)}$ @ $V_{GS}=10\text{ V}$
- Super junction technology
- Ultra-fast and robust body diode
- 100% Avalanche Tested, 100% Rg Tested



Part ID	Package Type	Marking	Packing
VSU65R022HS-F	TO-247	65R022F	30pcs/Tube

V_{DS}	650	V
$R_{DS(on),TYP}@ V_{GS}=10\text{ V}$	18	mΩ
$I_D(\text{Silicon Limited})$	118	A

TO-247



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage		650	V
V_{GS}	Gate-source voltage		± 30	V
I_S	Diode continuous forward current (Silicon limited)	$T_C = 25^\circ\text{C}$	118	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$	118	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$	74	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	395	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	8.3	A
		$T_A = 70^\circ\text{C}$	6.7	A
E_{AS}	Maximum avalanche energy, single pulsed ②		1125	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	658	W
		$T_C = 100^\circ\text{C}$	263	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	3.3	W
		$T_A = 70^\circ\text{C}$	2.1	W
T_J, T_{STG}	Operating junction and storage temperature range		-55 to 150	$^\circ\text{C}$

Thermal characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal resistance, junction-to-case ⑤	0.16	0.19	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal resistance, junction-to-ambient ⑥	32	38	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j =25°C (unless otherwise stated)						
V(BR)DSS	Drain-source breakdown voltage	V _{GS} =0V, I _D =250μA	650	--	--	V
I _{DSS}	Zero gate voltage drain current	V _{DS} =650V, V _{GS} =0V	--	--	5	μA
	Zero gate voltage drain current(T _j =125°C)⑦	V _{DS} =520V, V _{GS} =0V	--	110	--	μA
I _{GSS}	Gate-body leakage current	V _{GS} =±30V, V _{DS} =0V	--	--	±100	nA
V _{GS} (th)	Gate threshold voltage	V _{DS} =V _{GS} , I _D =250μA	3.5	4	4.5	V
R _{DS} (on)	Drain-Source on-state resistance ⑧	V _{GS} =10V, I _D =60A	--	18	22	mΩ
		T _j =100°C ⑦	--	29	--	mΩ
G _{FS}	Forward transconductance	V _{DS} =20V, I _D =40A	--	57	--	S
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input capacitance ⑦	V _{DS} =400V, V _{GS} =0V, f=100KHz	--	11975	--	pF
C _{oss}	Output capacitance ⑦		--	160	--	pF
C _{rss}	Reverse transfer capacitance ⑦		--	2	--	pF
R _g	Gate resistance	f=1MHz	--	3.6	--	Ω
Q _g	Total gate charge ⑦	V _{DS} =400V, I _D =60A, V _{GS} =10V	--	237	--	nC
Q _{gs}	Gate-source charge ⑦		--	76	--	nC
Q _{gd}	Gate-drain charge ⑦		--	85	--	nC
Switching Characteristics ⑦						
T _d (on)	Turn-on delay Time	V _{DD} =400V, I _D =60A, R _G =10Ω, V _{GS} =10V	--	118	--	ns
T _r	Turn-on rise Time		--	92	--	ns
T _d (off)	Turn-off delay Time		--	334	--	ns
T _f	Turn-off fall Time		--	56	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =60A, V _{GS} =0V	--	0.95	1.5	V
T _{rr}	Reverse recovery time ⑦	V _{DD} =100V I _{sd} =60A, V _{GS} =0V	--	215	--	ns
Q _{rr}	Reverse recovery charge ⑦	di/dt=100A/μs	--	2.0	--	uC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T_j = 25°C, L = 10mH, R_G = 25Ω, I_{AS} = 15A, V_{GS} = 10V; 100% FT tested at L = 10mH, I_{AS} = 12A.
- ③ The power dissipation P_d is based on T_j(max), using junction-to-case thermal resistance RθJC.
- ④ The power dissipation P_{dsm} is based on T_j(max), using junction-to-ambient thermal resistance RθJA.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ The value of RθJA is measured with the device in a still air environment with T_A = 25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical output characteristics




Fig2. Typical $V_{GS(TH)}$ gate-source voltage Vs. T_j




Fig3. Typical transfer characteristics




Fig4. Typical normalized on-resistance Vs. T_j




Fig5. Typical on resistance Vs gate-source voltage




Fig6. Typical on resistance Vs drain current

Typical Characteristics




Fig7. Typical source-drain diode forward voltage




Fig8. Maximum safe operating area




Fig9. Typical capacitance Vs. drain-source voltage




Fig10. Typical gate charge Vs. gate-source voltage




Fig11. Power dissipation Vs. case temperature






Fig12. Maximum drain current Vs. case temperature

Typical Characteristics



Tj - Junction temperature (°C)

Fig13. Typical V(BR)DSS Vs Tj



Starting Tj junction temperature (°C)

Fig14. Maximum avalanche energy vs temperature (°C)




Fig15 . Normalized maximum transient thermal impedance




Fig16. Unclamped inductive test circuit and waveforms





Fig17. Switching time test circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (65R022F)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-247 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Nom	Max
A	4.80	5.00	5.20
A1	2.21	2.41	2.59
A2	1.85	2.00	2.15
b	1.11	1.21	1.36
b6	1.91	2.01	2.21
b7	2.91	3.01	3.21
c	0.51	0.61	0.75
D	20.70	21.00	21.30
D1	16.25	16.55	16.85
E	15.50	15.80	16.10
E1	13.00	13.30	13.60
E2	4.80	5.00	5.20
E3	2.30	2.50	2.70
e	5.44 BSC		
L	19.62	19.92	20.22
L1	--	--	4.30
ΦP	3.40	3.60	3.80
ΦP1	--	--	7.30
Q	5.60	5.80	6.00
S	6.15 BSC		

Notes:

1. Package Reference: JEDEC TO-247, Variation AD.
2. All Dimensions Are In mm.
3. Slot Required, Notch May Be Rounded
4. Dimension D & E Do Not Include Mold Flash. Mold Flash Shall Not Exceed 0.127mm Pre Side.
5. Thermal Pad Contour Optional Within Dimension D1 & E1.